Normal view MARC view ISBD view

Static Timing Analysis for VLSI Circuits

R.Jayagowri and Puspendra S. Yadav

Static Timing Analysis for VLSI Circuits - 1st - Newdelhi Medtech 2018 - 204

ISBN: 9789387210066

Subjects--Topical Terms:
ELECTRONICS

Dewey Class. No.: 621.395 / JAY/S

Place hold
Print
Add to your cart (remove)
Suggest for purchase
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Welcome to ASET CENTRAL LIBRARY, Online Public Access Catalogue (OPAC)

Static Timing Analysis for VLSI Circuits