| Cover image | Item type | Current library | Home library | Collection | Shelving location | Call number | Materials specified | Vol info | URL | Copy number | Status | Notes | Date due | Barcode | Item holds | Item hold queue priority | Course reserves | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Reference
|
ASET CENTRAL LIBRARY REF RACK 2 G#6 | ELECTRONICS | R 621.395 BRO/I 1 (Browse shelf(Opens below)) | 1 | Not For Loan | 17300 |
Browsing ASET CENTRAL LIBRARY shelves,Shelving location: REF RACK 2 G#6,Collection: ELECTRONICS Close shelf browser (Hides shelf browser)
|
|
|
|
No cover image available |
|
|
||
| R 621.395 ABR/D 1 Digital Systems Testing And Testable Design | R 621.395 AJA/D 2 Digital VLSI Design | R 621.395 BIS/L 1 Logic Design Theory | R 621.395 BRO/I 1 Introduction to Logic Circuits & Logic Design with Verilog | R 621.395 CON/I 4 Introduction to VLSI systems | R 621.395 ESH/E 1 Essentials of VLSI Circuits and Systems | R 621.395 JAY/S 1 Static Timing Analysis for VLSI Circuits |
There are no comments on this title.
Log in to your account to post a comment.
Text