Welcome to ASET CENTRAL LIBRARY, Online Public Access Catalogue (OPAC)

Static Timing Analysis for VLSI Circuits

By: R.Jayagowri and Puspendra S. YadavMaterial type: TextTextPublication details: Newdelhi Medtech 2018Edition: 1stDescription: 204ISBN: 9789387210066Subject(s): ELECTRONICSDDC classification: 621.395
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Collection Call number Copy number Status Date due Barcode
Reference Reference ASET CENTRAL LIBRARY
ECE
ELECTRONICS R 621.395 JAY/S 1 (Browse shelf(Opens below)) 1 Not For Loan 10833
Books Books ASET CENTRAL LIBRARY
ECE
ELECTRONICS 621.395 JAY/S 2 (Browse shelf(Opens below)) 2 Available 11125

There are no comments on this title.

to post a comment.

Powered by Koha